Abstract-The transmission phase variations versus gain in common emitter and common base amplifiers are analyzed revealing that these stages can be tuned to yield opposite phase characteristics versus gain. By cascading these two stages, e.g., on the basis of a cascode, and optimizing added feedback elements, it is possible to compensate these phase variations. A universal analysis based on bipolar transistors is derived. However, the insights can be mapped to other transistors such as field-effect transistors. The analysis is verified by implementation of a low-noise cascode amplifier in 0.25-m silicon germanium heterojunction bipolar transistors. At 50-terminations, 1.6-V supply voltage, 1-mA current consumption, and a gain of 7 dB 0.25 dB, a noise figure of less than 3.2 dB, and a third-order output intercept point of 3 dBm are measured within a frequency range from 5.2 to 5.9 GHz. For a gain control range of 12 and 20 dB, the transmission phase variations are reduced to 3 and 6 , respectively, which is around a factor of 7 better than for a conventional noncompensated cascode topology. The fully integrated circuit is well suited for wireless local area network systems applying adaptive antenna combining and operating in accordance to the 802.11 a/n standards. 
was presented in [4] . In [5] , a bias sharing VGA topology was proposed, which enables low-voltage operation in CMOS. A feed-forward SiGe VGA with several gigahertz of bandwidth in the -band was proposed in [6] . A very high gain bandwidth product of up to 354 GHz was demonstrated in indium phosphide (InP) heterojunction bipolar transistor (HBT) technology [7] . In [8] , a VGA with high dynamic range for mobile DTV tuners was reported. In the VGA works mentioned up to now, the phase characteristics versus gain were not treated, since for many applications, a constant phase versus gain is not required. Examples are the automatic gain control in receivers and the power control in transmitters.
Anyhow, for applications such as adaptive antenna combining (AAC) systems, feed-forward linearization, and measurement equipment, the phase characteristics versus gain are very important. For wireless communication systems, there is the trend to apply AAC in conjunction with diversity and beamforming techniques [9] [10] [11] [12] . AAC allows higher data rates, coverage ranges, and reliabilities in environments with strong multipath and interferers. Both phase and gain have to be controlled in AAC systems. This can be done either in the baseband or RF section. The baseband approach allows more flexibility regarding the equalization in the time domain. On the other hand, (number of antenna paths) analog-to-digital converters, and baseband paths are needed, leading to a high power consumption, which is frequently not compatible with battery-driven operation. In this context, AAC in the RF section provides an excellent compromise between performance and power consumption since only one single intermediate frequency/digital signal path is required after the RF section. Given that the additional components required for AAC are highly integrated, the RF AAC approach also allows low costs and compact size.
A typical RF receiver architecture featuring phase and gain control is drafted in Fig. 2 . In this frontend, there is the aim to adjust gain and phase independently from each other to minimize the control complexity. Consider a potential phase error in a VGA versus gain control. Of course, the phase deviations generated in a VGA could be corrected in the phase shifter. In turn, the phase shifter may not have a constant gain versus phase. Consequently, recursive adjustments would be required. Hence, any phase variations versus gain control and any gain variations versus phase control have to be avoided to minimize the associated control complexity, response time and power consumption.
It is worthwhile to mention that for common AAC control algorithms only relative errors within the control range are important, whereas constant offsets have no impact. Hence, any constant phase and gain offsets in the VGA and phase shifters, respectively, do not have to be taken into account.
Unfortunately, the gain control in VGAs impacts the values of the transistor circuit elements leading to undesired phase variations. This problem exists for all transistor technologies. In Table I , some published results are listed. At a gain control range of 20 dB, these phase variations amount to 25 for GaAs MESFET [13] and 84 for SiGe HBT [14] cascode IC implementations. A phase variation of around 140 was reported for a hybrid implementation based on a common emitter stage [15] . In the latter work, the gain is adjusted by varying the impedance-matching networks. Passive topologies also introduce impedance changes, and hence, phase variations versus attenuation control. In this regard, a phase variation of 38 was reported using GaAs MESFET technology. Throughout this entire paper, all results are referred to 50-terminations if not otherwise defined.
Several methods have been developed to decrease the undesired phase variations versus gain control in amplifiers. In [16] , the phase errors are compensated by cascading two common source MESFET amplifiers controlled via the gate and drain voltages, respectively. In this case, the devices are operated in the saturation and triode regions, respectively, where opposite phase variations are possible. Superposition of these opposite phase characteristics makes compensation possible. The compensation depends on two control voltages located in distinct operation regions. Hence, the phase variations are no congruent mirrors of each other. Thus, to achieve minimum phase variations with respect to process variations, the two control voltages must be calibrated, thereby increasing the control complexity and requiring two digital to analogue converters. Optionally, these two control voltages can be combined into a single control voltage using an appropriate resistive bias network. However, this joined control voltage does not enable counterbalancing process variations limiting the level of the possible compensation.
Associated with the base control voltages of the upper and lower transistors, opposite phase characteristics have also been exploited for SiGe cascode VGAs [14] , [17] . Two control voltages are also needed, increasing the control complexity. In GaAs, it was demonstrated that those two control voltages can be combined into one single control voltage by using smart voltage control circuits [18] . Here as well, the sensitivity regarding process variations is relatively high.
A further approach, implemented in CMOS, was proposed in [19] . A weighted dummy path is used to keep the supply current through the most phase sensitive transistor constant versus gain, thereby reducing the variations of the relevant impedance nodes and the corresponding phase variations. This approach requires additional transistors, and consequently additional dc current, voltage headroom, and power.
In vector modulators, the phase and gain can be adjusted at the same time [20] , [21] . Hence, by means of calibration procedures, any phase errors versus gain can be canceled within the circuit. Disadvantages of this approach are the high calibration complexity associated with three control voltages, the need for lookup tables, and relatively large circuit size and power consumption.
The key characteristics of the discussed VGAs featuring phase compensation techniques are summarized in Table II .
In this paper, we propose a novel type of cascode VGA, where the phase variations versus gain are compensated by optimizing series feedback elements added in the common emitter and base nodes, and the load seen by the common emitter circuit. The phase characteristics of a cascode circuit with two additional feedback elements are not straightforward to understand. Hence, a detailed analysis is presented, which reveals the impact of the key circuit elements and their relevant interrelations. These insights are instrumental for the comprehension of the major sources of the phase variations versus gain, and the corresponding optimization strategies.
The analysis of a cascode circuit with two additional feedback elements yields relatively complicated equations, which are difficult to interpret on element level. Thus, to get meaningful equations, the common emitter and base circuits are investigated separately. These investigations are universal and are also fruitful for VGAs just consisting of one single common emitter or base stage. For the analysis of the common emitter circuit, two cases are considered. Firstly, with the constant load as a standalone circuit. Secondly, the case where the load is represented by the input of the common base circuit, which depends on the varying gain as well. The latter is the practical case in a cascode circuit.
Since less suited as a VGA, the common collector circuit is not investigated. Attributed to the strong parasitic input to output coupling determined by the large base-emitter capacitance, the maximum attenuation of common collector circuits is restricted. Moreover, the voltage gain is below unity. Thus, compared to their common emitter and base counterparts, common collector circuits tend to have a smaller gain control range.
II. PRELIMINARY CONSIDERATIONS
In VGAs consisting of a common emitter or base topology, the voltage gain, and consequently, the forward scattering transmission gain can be control by means of the transconductance . The maximum and minimum is given by dB (
and dB (2) where the magnitude of the load is denoted by . Equations (1) and (2) result in a control range of dB (3) Equation (3) reveals that the control range does not depend on . In practice, (2) and (3) (2) and (3) are well suited for first estimations. In a bipolar junction transistor (BJT), the can be determined by the collector current . In first order, we can write (4) with mV at room temperature. The latter equation holds for ideal BJTs. To get a feeling regarding quantitative values, let us assume mA and mA resulting in mS, mS, dB, dB, and dB. So far so good. Unfortunately, the variation of leads also to the variation of the network node impedances, and consequently, to undesired phase changes. The investigation of the latter is the major focus of this work. Our analysis and implemented circuit are based on a single-ended implementation. However, by using half circuit techniques, the theoretical and practical insight gained in this paper can be easily mapped to differential circuits.
III. ANALYSIS OF COMMON EMITTER CIRCUIT WITH SERIES FEEDBACK INDUCTOR
The aim of this section is the calculation of the transfer function and the associated phase variation in the common emitter circuit. Included in the analysis is the series feedback inductor , which is frequently used to simplify the input impedance matching. Firstly, we focus on the investigation of the circuit with constant load. In a second step, the load represented by the input of a common base circuit with series feedback capacitor is considered as is the case for the implemented cascode circuit.
A. Common Emitter Circuit With Constant Load
The constant load consists of the resistor connected in parallel to the capacitor . If not otherwise mentioned, equals the collector emitter capacitance of the common emitter circuit. To simplify the calculations, an ideal voltage source is assumed at the input. This is usually valid if the generator impedance is lower than the input impedance of the circuit. In our circuit, the changes at the circuit input are anyway not significant since the input impedance dominated by is relatively constant versus . The Miller effect is negligible for low load impedances and voltage gains, which is the case in cascode circuits, where the load can be approximated by with denoting the of the common base stage. In Fig. 3 , the schematic of the circuit is depicted. The corresponding voltage transfer function is given by (5) Verified by the parameters of our implemented circuit and by the fact that must be kept small to keep gain degradations acceptable, one can suppose that and . These assumptions are typically valid for operation frequencies well below the transistor transit frequency. We get (6) , shown at the bottom of this page. Consequently, the phase transfer function yields (7) According to our circuit parameters, and given that the value for is not much smaller than , one can assume that . To evaluate the corresponding phase variations versus , we derivate (7) with respect to and get (8) where and . Equation (8) reveals some interesting insights. It may be assumed that and , which is valid for sufficiently high and values, respectively. In this case, the slope of the phase variation is proportional to frequency. This means that the higher the operation frequency for a given technology, the higher the phase variations.
The first term in (8) If , which is the case for relatively large values, the second term in (8) dominates the phase characteristics resulting in . Fig. 4 illustrates the corresponding phase characteristics versus at different values. A constant load resistance of 50 is assumed here. It can be concluded that an optimized value of helps to reduce the phase variations. However, full compensation of the phase variations is not possible since the optimum value is a function of . On the other hand, in case of a constant and resistive load as treated in this section, the phase variations after compensation with optimized may be low enough for some applications. According to Fig. 4 and within a control range from 10 to 50 mS, the moderate phase variation of around 15 at can be reduced to around 8 at pH.
B. Common Emitter Circuit With Modified Common Base Circuit as Load
Up to now, we have focused on the analysis with a constant load. However, in the case of the cascode, the load of the emitter circuit is not constant any more, but a function of . Hypothesizing that approximately the same collector current flows through the common emitter and base stages, the of the two stages is equal. We would like to emphasize that in the moment we just discuss the phase transfer characteristics of the common emitter stage. The phase transfer contribution inherent in the common base stage is not yet included. As illustrated in Fig. 5 , just the impact of the common base circuit as load seen by the common emitter circuit is investigated. The corresponding transfer function is defined by (9) (6) If one assumes that and , (7) can be rewritten as (10) To evaluate the associated phase variations versus , we derivate (10) with respect to resulting in (11) where . Based on (11), some further interesting conclusions can be made.
Compared to the scenario with a constant load, an additional term is generated, which significantly increases the phase variations with a positive slope. These phase variations strongly increase as is reduced. This is especially the case if the load capacitance is high. In this context, we learn that the reduction of is very important to minimize the phase variations. If a common base circuit is applied as load, as is the case in a cascode circuit, we get , where denotes the load capacitance of the common base circuit. In first order, may be approximated by resulting in a high . Obviously, according to (11) , such a high significantly increases and dominates the phase variations. Hence, techniques have to be found, which are capable of reducing the undesired . As a major invention of this work, we propose to apply series feedback in the common base path of the common base circuit by means of the capacitor value , as shown in Fig. 5 . Usually, according to all publications known by the authors, is chosen as high as possible to constitute a good RF ground enabling maximum gain. However, our work reveals that a low value of is favorable regarding the minimization of the phase variation appearing in the common emitter stage. Why is that? As it can be deducted from Fig. 5 , small values of reduce . At an average of 35 mS and a amounting to 550 fF, the emitter circuit, C = 400fF, C = 100 fF, C = 100 fF, C = 65fF, and R = 170 .
corresponding is reduced to around 185 fF, which is understood to be lower than . Due to the impact of the inherent feedback loop, is even below the value obtained by series connection of and . However, should not be decreased too much since also impacts the gain of the cascode. On one hand, up to a certain level, small values increase the load impedance seen by the common emitter stage. This results in an increased voltage gain of the common emitter stage. On the other hand, small values generate a voltage drop across the common base node, thereby reducing the voltage gain in the common base stage. Typically, the second effect dominates leading to a gain degradation in the cascode as decreases. A corresponding tradeoff has to be targeted. In Section IV, a further remarkable advantage of an optimized regarding the phase variations appearing in the common base circuit will be highlighted. It will be shown that allows the control of a negative phase variation appearing in the common base circuit, which allows the compensation of a major part of the positive phase variations remaining in the common emitter circuit. Equation (11) reveals that to some level, can also be applied to reduce the positive phase variations, since also here, allows the generation of a negative phase variation. However, compared to the scenario with the constant load, a much higher is required to counterbalance the strong positive phase variations. Let us assume . For compensation of the phase variations around a specific regarding the term , is required. It is clear that the corresponding is much higher than that required for the constant load scenario. To also compensate the contribution of the term , a further increase of is necessary. Consequently, the required value tends to be much too high when considering the associated gain degradation. As a result, compensation by means of only is typically not reasonable here. In Fig. 6 , the phase is plotted versus and for several combinations of and verifying our insights as follows. Firstly, especially in the noncompensated case, the phase variations are much higher than for the common emitter circuit with constant resistive load. Secondly, optimized and values help to reduce these phase variations. Thirdly, a much higher is required for compensation. As reasonable value regarding the tradeoff between phase variations and maximum gain, pH was chosen. In the following sections, we will proceed with the elaborations regarding the optimum value. Let us summarize and compare the phase variations for a control range from 10 to 50 mS. In the noncompensated case with nH and pF, a phase variation of 63 is obtained. A typical value of pF, corresponding to an impedance magnitude of less than 3 , is used to emulate an ideal RF shunt. Implementation of pH and fF reduces the phase variations to approximately 17 . Such a phase variation may still be too high for demanding applications. Section IV will reveal that by means of the common base circuit, a negative phase variation versus can be generated to further reduce the phase variation of the complete cascode circuit.
IV. ANALYSIS OF COMMON BASE CIRCUIT WITH SERIES FEEDBACK CAPACITOR
In this section, the characteristics of the transfer function and associated phase of the common base circuit are investigated. The series feedback capacitor implemented in the common base path is instrumental in reducing the phase variation of the overall cascode circuit and is also included in the analysis. The collector to input capacitance of the common base circuit is denoted by . Referring to the schematic depicted in Fig. 7 , one gets a voltage transfer function of (12) and a corresponding phase characteristics of (13) where , , , , and . To evaluate the phase variations versus , we derivate (13) with respect to resulting in (14) where and . Based on (14) , the following important conclusions can be made.
The phase characteristics of the common base stage can also exhibit both a negative (first term) and positive (second term) slope. Toward low values, the first term dominates the phase variation resulting in a negative phase variation with growing magnitude as decreases. According to (11) , the opposite behavior with the same dependency regarding was observed for the common emitter circuit. Hence, the first term in (14) can be exploited to compensate the positive phase variation remaining in the common emitter stage. However, the first term in (14) , which is necessary for the compensation, only exists if . Referring to the definition of , this, in turn, demands for . In other words, if the typical more or less ideal RF shunt with a large value at the common base node would be applied, no further compensation of the phase variations within the cascode circuit would be possible. In this case, the common base circuit would even worsen the level of phase variation. According to the second term of (14), additional positive phase variation would be added on top of the remaining positive phase variation of the common emitter circuit.
These findings clearly show that an optimum value for exists, which enables minimum phase variation in the cascode circuit when superposing the opposite phase characteristics generated in the common emitter and base stages. Maximum negative phase variations in the common base stage are obtained at maximum , and hence, minimum . Referring to the definition of , values smaller than do not have much impact any more on . Hence, as a reasonable boundary, may not be decreased below . In Fig. 8 , the phase characteristics of the common base circuit are plotted versus and for several values of . The graph illustrates that a decreased raises the level of the negative phase variations. At a certain value, the magnitude of this negative phase variation is high enough to compensate the positive phase variation of the common emitter circuit. A of 170 is used as realistic load impedance when considering the not yet included impedance matching in conjunction with the final 50-output termination.
V. SUPERPOSED PHASE CHARACTERISTICS OF COMMON EMITTER AND COMMON BASE STAGES
The final cascode circuit consists of the common emitter circuit with a load represented by the common base input, and the common base stage discussed in Sections III-B and IV, respectively. Hence, minimum overall phase variation is possible if the superposed phase variations of the two circuits are as low as possible. According to our analysis, one gets an optimum value of around fF. As illustrated in Fig. 9 , the remaining phase variation is reduced to a very low value of 3 . As single circuits, the strongest phase change can be observed toward low values. Attributed to the fact that toward low values, the two curves change both with , but with opposite signs, a very efficient compensation is feasible.
VI. IMPLEMENTATION OF CASCODE VGA
To verify the analysis and insights gained in the previous sections, an integrated cascode circuit, as depicted in Fig. 10 , was implemented. It includes the optimized feedback elements and , which are instrumental in compensating and reducing the phase variations, respectively.
The circuit was fabricated in commercial 0.25-m IBM 6-hp SiGe BiCMOS technology featuring HBTs with transit frequency of up to 47 GHz and a minimum noise figure of approximately 1.3 dB at 5.5 GHz. The device models of the Cadence design kit were used for the computer-aided design (CAD) optimization of the circuit. The circuit is designed for AAC receivers and is well suited for systems operating in accordance to the 802.11a/n standards allocated within the frequency range between 5.2-5.9 GHz. One key design goal was low power consumption. A supply voltage of 1.6 V and a maximum supply current consumption of only 1 mA are applied. At this supply current, the transistors with emitter size of 75 0.32 m operate in class AB, where a good tradeoff between gain, noise, and power consumption is achieved. Fig. 11 depicts the phase and gain characteristics versus at 5.5 GHz. According to these CAD simulations, an optimum value of fF was found. This value is slightly higher than the of 350 fF received in the theoretical sections. The deviation is attributed to the fact that to enable understandable and instructive equations, simplified models were used for the analysis. Fig. 11 shows that is not very sensitive anway concerning nonoptimum values. Even with the value achieved by the simplified analysis, a significant improvement regarding the reduction of the phase variation is possible. However, of course, fine tuning on the basis of complex CAD models can further improve these results. In Figs. 12 and 13, the simulated phase and gain characteristics are plotted versus control voltage and frequency again verifying the benefit of the presented approach. With a conventional RF shunt with high value, the phase variations are higher than 28 for a gain control range of 12 dB. Applying the compensation technique with fF, the phase variations are reduced to 4 , which is an improvement by a factor of 7. The compensation works quite well within a broad frequency bandwidth of around 15%. The maximum gain of your circuit is decreased by approximately 2 dB compared to the topology with an ideal RF shunt at the common base node. This is acceptable considering the gained benefit in terms of reduced phase variations. Fig. 12 also supports the insight gained in the theoretical section that in the noncompensated case with ideal common base RF shunt, the phase variation increases with raised gain, and consequently, . In this case, as expected, the terms with positive slope regarding phase versus dominate in (11) and (14) . In the current version, the VGA is controlled via a voltage bias, which is sensitive due to the typical exponential BJT characteristics. For practical applications, the dc control sensitivity can significantly be relaxed by adding of a typical current mirror enabling the control via a current, which is much less sensitive. Moreover, the requirements for the digital-to-analog converter required for control can be relaxed by implementation of a circuit with logarithmic characteristics in the dc control chain.
A photograph of the implemented chip with an overall die area of approximately 0.6 mm is shown in Fig. 14 . In the following, on-wafer measurements are presented. The maximum gain and the associated noise figure are plotted in Fig. 15 versus frequency. The measured gain is around 2 dB lower that the simulated one. This moderate gain deviation has also been observed for other circuits of this wafer run. We believe that the deviation is mainly attributed to process variations yielding deviations with respect to the nominal values used for the simulation.
Within a frequency range of 5.2-5.9 GHz, the measured noise figure is below 3.2 dB.
The third-order intercept point at the output amounts to 3 dBm. This is a good value considering the low power consumption. In this context, the negative feedback associated with is advantageous. In Fig. 16 , the measured and simulated transmission phases are shown versus gain. At gain control ranges of 12 and 20 dB, the measured phase variations amount to 3 and 6 , respectively. This is in excellent agreement with the simulations and theoretical analysis. However, there is a phase offset of around 25 between measurements and simulations. This phase offset has no impact on typical AAC systems since it is approximately constant versus gain control. It is emphasized that only relative phases are important for AAC systems. This offset is also attributed to process variations not considered in the circuit models.
VII. CONCLUSIONS
The phase characteristics and variations versus gain of common emitter and base amplifiers have been analyzed.
It has been shown that the common emitter circuit particularly generates a moderate positive variation versus gain which can be reduced by means of a series feedback inductor . Applying a common base circuit as a load generates a much more pronounced positive phase variation compared to the case with a constant load since the load varies now with . In this case, the compensation of the phase variations by means of only is not sufficient and applicable any more. The phase variations further increase if additional load capacitances have to be considered for the common emitter circuit. By adding a series feedback capacitor in the common base circuit, this capacitive load appearing in cascode circuits can be reduced leading to a decreased phase shift in the common emitter circuit.
Moreover, the analysis reveals that a negative phase shift opposite to the positive phase shift occurring in the common emitter circuit can be created in the common base circuit. This negative phase shift can be tuned by . The lower , the higher the magnitude of the negative phase shift. If a conventional RF shunt with a large is used, no negative phase shift can be produced.
Hence, connection of the common emitter and base circuits and corresponding superposition of the opposite phase variations in conjunction with optimum choice of the values for and makes a significant compensation of the phase variations possible.
For verification of this novel approach and the analysis, a cascode circuit has been implemented in commercial SiGe BiCMOS technology. Only one single control voltage is required minimizing the control complexity. The applied approach does not consume additional chip size. Hence, the corresponding chip costs can be kept low. For an HBT VGA operating between 5.2-5.9 GHz, it has been demonstrated that the phase errors versus gain can be reduced by a factor of 7. The implemented VGA consumes only 1.6 mW. With phase variations of only 3 and 6 at control ranges of around 12 and 20 dB, respectively, the VGA is an excellent candidate for AAC systems operation in accordance to 802.11a/n.
Let us recall that the applied equivalent circuits of the BJTs are related to those commonly used for field-effect transistors (FETs). Thus, the corresponding characteristics determining the phase variations are similar. Consequently, the authors assume that the proposed approach and a part of the analyses may also be applicable for metal-oxide-semiconductor field-effect transistor (MOSFET), metal-semiconductor FET (MESFET), and high electron-mobility transistor (HEMT) based circuits.
